A Bidirectional Hybrid Switched-Capacitor DC-DC Converter with a High Voltage Gain

Dan Hulea  
Department of Electrical Engineering  
Politehnica University of Timisoara  
Timisoara, Romania  
dan.hulea@student.upt.ro

Nicolae Muntean  
Department of Electrical Engineering  
Politehnica University of Timisoara  
Timisoara, Romania  
nicolae.muntean@upt.ro

Mihaita Gireada  
Department of Electrical Engineering  
Politehnica University of Timisoara  
Timisoara, Romania  
mihaita.gireada@student.upt.ro

Octavian Cornea  
Department of Electrical Engineering  
Politehnica University of Timisoara  
Timisoara, Romania  
octavian.cornea@upt.ro

**Abstract**—This paper presents a new non-isolated bidirectional hybrid switched-capacitor DC-DC converter (BHSC) which achieves a high voltage conversion ratio. The hybrid characteristic is due to the switched capacitor cell that is inserted into a conventional buck/boost bidirectional converter, which also helps achieve the high conversion ratio. Apart from the high conversion ratio, the switched cell also helps reduce all passive components and the stress on the active switches, all without interrupting the input to output ground path. The stability of the converter is also addressed by using the state space averaging method (SSA), prior to the actual construction of the converter, in order to design the passive components so that possible instabilities that might occur are eliminated. The simulation results are used to confirm the initial theoretical considerations.

**Keywords**— dc-dc power converters, bidirectional, high conversion ratio, non-isolated, stability.

I. INTRODUCTION

Bidirectional high ratio converters are beneficial in applications where a large voltage ratio between the input and output are present, such as in microgrid applications in storage applications [1]–[3] or as an interface converter [4], [5] or for electric vehicles in vehicle to grid configuration [6], [7], or supercapacitor storage [8], [9].

High ratio converters are especially beneficial in applications where supercapacitor storage is used, as the voltage of the supercapacitor varies proportionally to the square root of the stored energy, so a large variation is needed for a better utilization of the supercapacitor [10], [11].

The common ground is also beneficial in order to parallel multiple converters or to translate the topology into a multi-level one [12].

II. CONVERTER TOPOLOGY AND ANALYTICAL DESCRIPTION

A. Converter Topology

The proposed converter is a hybrid DC-DC converter as it uses switched capacitors cells, initially proposed in [13], and by doing so it achieves a higher conversion ratio, useful for a wider operating voltage. The topology is based on the unidirectional buck converter, enhanced with a switched capacitor cell, topology which was tested experimentally in the literature in [14].

The proposed converter, shown in Fig. 1, is a modified bidirectional buck/boost converter with the bidirectional switched capacitor cell at the high voltage side. In comparison to other high ratio converter, such as, [15], [16], the proposed converter also has a common ground between the input and output signal which is a beneficial feature in many applications. In comparison to other topologies, [10], [17], with same conversion ratio, the proposed one uses an additional transistor, but as it is shown in the following sections, the total active switch stress is lower.

**Fig. 1.** The Bidirectional Hybrid Switched Capacitor (BHSC) converter topology.

B. BHSC Operation mode

The BHSC converter can be viewed as either a buck converter from the high voltage ($V_H$) perspective, or as a boost converter from the low voltage ($V_L$) perspective. The switched capacitive cell is therefore connected at the input of the buck side, or at the output of the boost side. In the following pages the buck mode is presented in diagrams, the boost mode being similar, with the only difference being in the sign of the currents.

The two switching states can be observed in Fig. 2 and Fig. 3, and are defined by the $t_{on}$ and $t_{off}$ periods. Only one driving signal is needed for the transistors, applied directly to $S_1$, $S_1$ and $S_3$ transistor, and then inverted to drive $S_2$ and $S_4$, resulting in a simpler control.

**Fig. 2.** BHSC equivalent schematic during $t_{on}$ switching period.
in (1). The two capacitors from the switching cells are discharged in parallel to the low voltage source, $V_L$, during $t_{on}$. The $i_c$ current also charges the capacitors, but it is much smaller than the discharge current so it can be neglected. The capacitors are then charged in series from the $V_H$ voltage during $t_{off}$.

C. Analytical description

Few presumptions are made in order to simplify the analysis: all components are ideal; the capacitors are defined as in (3).

Using (5) the relation between the high and the low voltage is determined in (6), and the duty cycle is determined in (7).

$$V_L = V_H \cdot \frac{D}{2-D}$$

$$D = \frac{2 \cdot V_L}{V_H + V_L}$$

The theoretical waveforms presented in Fig. 4 are extracted from the two equivalent schematics (Fig. 2 and Fig. 3), and from the previous equations. Apart from the two inductor voltages and currents, the switched capacitor currents and voltage ripple ($\Delta V_C$, $\Delta V_{C_r}$) are also presented. The input and output voltage ripples ($\Delta V_{C_r}$, $\Delta V_{C_i}$) are represented considering that ideal capacitors are also used at the input ports (not shown in schematics Fig. 1 - Fig. 3). The ripple voltage representation is made by considering a constant current load at the inputs.

### III. CONVERTER SIZING

An important aspect for any converter is its sizing and choosing its passive components, therefore the following two subsections will address this aspect.

**A. Inductor Sizing**

Considering the inductor voltages from (1), the inductor can be calculated considering $t_{on}$ switching period and a specific value for the ripple current, therefore (9) can be written.

$$\frac{di_L}{dt} = V_{C_r} - V_L \Leftrightarrow \frac{\Delta V_{C_r}}{t_{on}} = V_{C_r} - V_L$$

$$\frac{di_L}{dt} = V_H - V_{C_r} \Leftrightarrow \frac{\Delta V_{C_r}}{t_{on}} = V_H - V_{C_r}$$
Based on (9), the inductor values can be rewritten as in (10).

\[
\begin{align*}
L_1 &= \frac{D \cdot T \cdot (V_{\text{IN}} - V_L)}{\Delta i_{\text{L1}}} \\
L_2 &= \frac{D \cdot T \cdot (V_L - V_{\text{IN}})}{\Delta i_{\text{L2}}}
\end{align*}
\]

(10)

In order to compare this topology to other topologies, the design of the passive components is done considering a percentage ripple (\(\Delta i_{\text{Lp}}\)) which is used to calculate the inductor ripple as in (11). Based on (5), (10) and (11) the inductor values can be calculated as in (12).

\[
\begin{align*}
\Delta i_{\text{L1}} &= \Delta i_{\text{Lp}} I_{\text{L1}} \\
\Delta i_{\text{L2}} &= \Delta i_{\text{Lp}} I_{\text{L2}} \\
L_1 &= \frac{V_L \cdot (V_{\text{IN}} - V_L)}{\Delta i_{\text{Lp}} \cdot f \cdot I_{\text{L1}} \cdot (V_{\text{IN}} + V_L)} \\
L_2 &= \frac{V_{\text{IN}} \cdot (V_L - V_{\text{IN}})}{\Delta i_{\text{Lp}} \cdot f \cdot I_{\text{L2}} \cdot (V_{\text{IN}} + V_L)}
\end{align*}
\]

(11)

\[
\begin{align*}
L_1 &= \frac{V_L \cdot (V_{\text{IN}} - V_L)}{\Delta i_{\text{Lp}} \cdot f \cdot I_{\text{L1}} \cdot (V_{\text{IN}} + V_L)} \\
L_2 &= \frac{V_{\text{IN}} \cdot (V_L - V_{\text{IN}})}{\Delta i_{\text{Lp}} \cdot f \cdot I_{\text{L2}} \cdot (V_{\text{IN}} + V_L)}
\end{align*}
\]

(12)

B. Capacitors Sizing

Capacitor sizing is done similar to the inductor sizing. First, (13) is used, to show the dependency between currents and voltages. The difference here is that the capacitor currents are not constant so the integral must be calculated in (14).

\[
\begin{align*}
C_{\text{sw}} \cdot \frac{dV_{\text{sw}}}{dt} &= \frac{i_{22} - i_{11}}{2} \\
C_L \cdot \frac{dV_L}{dt} &= i_{11} - I_{\text{L1}} \\
C_H \cdot \frac{dV_H}{dt} &= i_{22} - I_{\text{L2}} \\
C_{\text{sw}} &= \frac{-1}{2 \cdot \Delta V_{\text{sw}}} \int_{0}^{t} (i_{22} - i_{11}) \, dt \\
C_L &= \frac{1}{\Delta V_{\text{L}}} \int_{t_{11}/2}^{t_{22}/2} (i_{11} - I_{\text{L1}}) \, dt \\
C_H &= \frac{1}{\Delta V_{\text{H}}} \int_{t_{11}/2}^{t_{22}/2} (i_{22} - I_{\text{L2}}) \, dt
\end{align*}
\]

(13)

(14)

As for the inductors, a ripple voltage percentage on capacitors is considered in (15).

\[
\begin{align*}
\Delta V_{\text{C}} &= \Delta V_{\text{CP}} V_{\text{Csw}} \\
\Delta V_{\text{C1}} &= \Delta V_{\text{CP}} V_{\text{C1}} \\
\Delta V_{\text{C2}} &= \Delta V_{\text{CP}} V_{\text{C2}}
\end{align*}
\]

(15)

Calculating (13) by using (15) and the currents from Fig. 4, the result from (16) is obtained.

\[
\begin{align*}
C_{\text{sw}} &= \frac{2 \cdot I_L \cdot V_L \cdot (V_{\text{IN}} - V_L)}{\Delta V_{\text{CP}} \cdot f \cdot (V_H + V_L)^2} \\
C_L &= \frac{\Delta i_{\text{Lp}} \cdot I_L \cdot V_L}{8 \cdot \Delta V_{\text{CP}} \cdot f \cdot V_H} \\
C_H &= \frac{\Delta i_{\text{Lp}} \cdot I_L \cdot V_L}{8 \cdot \Delta V_{\text{CP}} \cdot f \cdot V_H^2}
\end{align*}
\]

(16)

It is important to note that the values obtained here for the capacitor values will not necessarily be used in the final design because instabilities might occur, and this aspect will be addressed in the following sections. Most importantly the values for the capacitors will be used for comparison to other topologies.

C. Converter comparison

In order to compare the topology to other topologies, the total energy from inductors, total energy from capacitors, and total device switch stress is used as metrics. The total energy from the passive elements is more or less proportional to the cost and volume. The total switch stress provides information about the cost of the switches and the switch losses, therefore the efficiency.

The inductor energy calculated in (17). The total inductor energy is given in (19), considering the previous aspects.

\[
\begin{align*}
W_{\text{L1}} &= \frac{L_1 \cdot I_{11}^2}{2} = \frac{I_L \cdot V_L \cdot (V_H - V_L)}{2} \\
W_{\text{L2}} &= \frac{L_2 \cdot I_{22}^2}{2} = \frac{I_L \cdot V_L^2 \cdot (V_H - V_L)}{2} \\
W_{\text{SW1}} + W_{\text{SW2}} &= \frac{I_L \cdot V_L \cdot (V_H - V_L)}{2} \cdot \Delta i_{\text{Lp}} \cdot f \cdot V_H \\
W_{\text{SW1}} + W_{\text{SW2}} &= \frac{I_L \cdot V_L \cdot (V_H - V_L)}{2} \cdot \Delta i_{\text{Lp}} \cdot f \cdot V_H
\end{align*}
\]

(17)

(18)

The capacitor energies are calculated as in (20) and the result is given in (21). The capacitors from the two inputs (\(C_L\) and \(C_H\)) give the same calculated energy, because of similar parameters and sizing equations.

\[
\begin{align*}
W_{\text{Csw}} &= \frac{C_{\text{sw}} \cdot V_{\text{Csw}}^2}{2} \\
W_{\text{C1}} &= \frac{C_{\text{C1}} \cdot V_{\text{C1}}^2}{2} \\
W_{\text{C2}} &= \frac{C_{\text{C2}} \cdot V_{\text{C2}}^2}{2}
\end{align*}
\]

(19)

(20)

The total capacitor energy is calculated as in (22) and the result is given in (23).

\[
W_{\text{Csw}} = 2 \cdot W_{\text{Csw}} + W_{\text{C1}} + W_{\text{C2}}
\]

(21)
\[ W_{Cs} = \frac{I_L V_L (V_H - (4 + \Delta I_{fp}) - 4 V_E)}{4 \cdot \Delta V_c - f - V_H} \] (22)

The total switch stress is calculated as the product between the maximum voltage and maximum current on each switching device, and is used as metrics for comparison between different topologies, and is calculated as in (24).

\[ S_{\text{total}} = \sum_{j=1}^{s} V_j I_j \] (23)

To calculate the total switch stress, the maximum voltage and currents on the switching devices are expressed in (25). The result of the calculation are given in (26).

\[ \left\{ \begin{array}{l}
V_{s1} = V_H + V_L \\
V_{s2} = V_{s3} = V_{s4} = \frac{V_H + V_L}{2}
\end{array} \right. \quad \left\{ \begin{array}{l}
I_{s1} = I_{s2} = I_L \\
I_{s3} = \frac{I_H - I_L}{2} \\
I_{s4} = I_H
\end{array} \right. \] (24)

\[ S_{\text{total}} = \frac{I_L (V_H + V_L)^2}{V_H} \] (25)

In order to have a better understanding of the resulting calculations from (18), (22) and (25), and in order to compare the proposed topology to the quadratic converter from [17] and the conventional buck/boost, the relations are divided with the corresponding results from the conventional converter, and graphically represented in Fig. 5. The voltages were chosen to be \( V_H = 400 \text{V}, V_L \) ranging from 20V to 100V, and \( \Delta I_{fp} = 20\% \) which is common for inductors, or other optimal values can be used [18]. From these results it can be observed that the BHSC converter achieves a better conversion ratio than the conventional converter using the same passive components, and that it has a lower total stress on the active switches, even if it has a larger number of switches. Also, over a wide operating range the BHSC needs smaller passive and active components than the quadratic converter.

The quadratic converter has the best conversion ratio, followed by the BHSC and then the conventional converter, but it needs larger inductors, capacitors and more expensive switches in order to achieve this characteristic.

IV. STABILITY ANALYSIS

Because this topology has a larger number of passive components, therefore is a higher order system, it is important to analyze the stability by mathematical and simulation means, prior to the final design stage. The capacitor values can be calculated as in (16), but as it is seen in [20] and [11], some converters might behave as a non-minimum-phase system or their control performance might be improved by appropriate hardware design.

In order to make the stability analysis the SSA method is used. To obtain the mathematical model, the schematic from Fig. 6, including the parasitic resistors and input capacitors (\( C_{Hi}, C_{Li} \)), is used. The two equivalent switching schematics are presented in Fig. 7 and Fig. 8, for the \( t_{on} \) and \( t_{off} \) periods respectively. Considering the state (\( x \)) and the input (\( u \)) vectors as in (28), the state space representation for the two switching periods can be expressed as in (27) (where \( i = 1 \) for \( t_{on} \) or 2 for \( t_{off} \)). The \( A_i \) and \( B_i \) matrixes are defined in (29), and their elements from (30) to (46).

\[ \dot{x} = A_i \cdot x + B_i \cdot u \] (26)

\[ x^T = \begin{bmatrix} i_{L_1} & i_{L_2} & v_{C_{Hi}} & v_{C_{Li}} & v_{V_H} \end{bmatrix} u = \begin{bmatrix} V_L & V_H \end{bmatrix} \] (27)

Fig. 6. BHSC schematic with parasitic components.

Fig. 7. BHSC schematic with parasitic components during \( t_{on} \).

Fig. 8. BHSC schematic with parasitic components during \( t_{off} \).
\[
A = \begin{bmatrix}
a_{11} & a_{12} & a_{13} & a_{14} & 0 \\
a_{21} & a_{22} & a_{23} & a_{24} & 0 \\
a_{31} & a_{32} & a_{33} & a_{34} & 0 \\
a_{41} & 0 & 0 & 0 & a_{45} \\
0 & a_{52} & 0 & 0 & a_{55}
\end{bmatrix}
\]
\[
B = \begin{bmatrix}
b_{11} & 0 \\
0 & b_{22} \\
0 & 0 \\
b_{41} & 0 \\
b_{52} & 0
\end{bmatrix}
\]

\[
a_{11} = -\left(\frac{R_{C_1} + R_{S_1}}{2} + R_{L} + R_{S_1} + \frac{R_{C_2} \cdot R_{L}}{L_1}\right)
\]

\[
a_{12} = -\left(\frac{-R_{L}}{L_1} \cdot (R_{C_1} + R_{L})\right)
\]

\[
a_{13} = \frac{1}{2 \cdot C_{wv}}
\]

\[
a_{14} = \frac{R_{I}}{C_{wv} \cdot (R_{C_1} + R_{L})}
\]

\[
a_{15} = \frac{-1}{C_{wv} \cdot (R_{C_1} + R_{L})}
\]

\[
\begin{align*}
a_{21} &= \frac{-R_{L}}{L_1} \cdot (R_{C_1} + R_{L}) \\
b_{11} &= \frac{-R_{C_2}}{L_1} \cdot (R_{C_1} + R_{L}) \\
b_{22} &= \frac{-R_{C_2}}{L_2} \cdot (R_{C_2} + R_{H}) \\
b_{41} &= \frac{-R_{C_2}}{L_2} \cdot (R_{C_2} + R_{H}) \\
b_{52} &= \frac{1}{C_{H} \cdot (R_{C_2} + R_{H})}
\end{align*}
\]

\[
a_{22} = \left(\frac{R_{C_1} + R_{S_1} + \frac{R_{C_2} \cdot R_{L}}{L_1}}{L_1}\right)
\]

\[
\begin{align*}
a_{22} &= \frac{-R_{L}}{L_2} \cdot (R_{C_2} + R_{H}) \\
a_{23} &= 0 \\
a_{24} &= \frac{2 \cdot R_{C_2} + R_{S_2} + R_{C_2} + R_{H}}{L_2}\end{align*}
\]

\[
a_{23} = \left(\frac{-R_{L}}{L_2} \cdot (R_{C_2} + R_{H})\right)
\]

\[
\begin{align*}
a_{25} &= \frac{R_{H}}{L_2 \cdot (R_{C_2} + R_{H})} \\
a_{31} &= 0 \\
a_{32} &= \frac{1}{C_{sw}}
\end{align*}
\]

Taking a variable duty cycle into account (\(d\)), the average model of the converter can be described as in (47).

\[
\dot{x} = (A \cdot d + A_2 \cdot (1-d)) \cdot \dot{x} + (B_1 \cdot d + B_2 \cdot (1-d)) \cdot u
\]

Linearizing the system around a steady state duty cycle \(D\) for a small signal variation \(\ddot{d}\), the system from (48) is obtained, with the equivalent matrices described in (49). The \(C\) matrix can be either \([0 \ 0 \ 0 \ 0 \ 0]\) or \([0 \ 0 \ 0 \ 0 \ 0]\), in order to express the desired transfer function for one of the two inductor currents in (50), which are needed to control the bidirectional converter.

\[
\begin{align*}
\dot{x} &= A_1 \cdot \dot{x} + B_1 \cdot \ddot{d} \\
\dot{y} &= C \cdot \ddot{x}
\end{align*}
\]

\[
A_1 = (A \cdot D + A_2 \cdot (1-D)) \\
B_1 = [(A_1 - A_2) \cdot x + (B_1 - B_2) \cdot u]
\]

\[
H(s) = \frac{\tilde{L}_2(s)}{\ddot{d}(s)}; \quad \tilde{H}_2(s) = \frac{\tilde{L}_2(s)}{\ddot{d}(s)}
\]

The above mentioned transfer functions can be obtained by calculating (51).

\[
\tilde{y} = C \cdot (s \cdot I - A_1)^{-1} \cdot B_1 \cdot \ddot{d}
\]

Initial design parameters and initial results are set in TABLE I.

<table>
<thead>
<tr>
<th>TABLE I. INITIAL DESIGN PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Element</strong></td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>(V_{ir})</td>
</tr>
<tr>
<td>(V_c)</td>
</tr>
<tr>
<td>(I_c)</td>
</tr>
<tr>
<td>(\Delta i_d)</td>
</tr>
<tr>
<td>(\Delta v_c)</td>
</tr>
<tr>
<td>(f_{sw})</td>
</tr>
</tbody>
</table>

Unfortunately the stability of the converter is affected if the capacitors from the previous table are used because of the low ESR (≈1.3 mΩ) of the \(C_{sw}\), which introduce right half-plane zero (around 1350.153 ± 14782.163i) in \(H_2(s)\). This case is also studied in [20], and in order to avoid it, electrolytic capacitors are chosen for the design, with the final values from TABLE II.
TABLE II. SELECTED COMPONENTS (CASE A)

<table>
<thead>
<tr>
<th>Part</th>
<th>Specifications</th>
<th>Value</th>
<th>Unit</th>
<th>ESR</th>
<th>ESR Unit</th>
<th>ESR Value</th>
<th>Unit</th>
<th>Component</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_1$</td>
<td>$R_s$</td>
<td>100 µH</td>
<td>1</td>
<td>20 mΩ</td>
<td>DEHF-42/0.047/50</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$L_2$</td>
<td>$R_s$</td>
<td>400 µH</td>
<td>1</td>
<td>53 mΩ</td>
<td>DEHF-42/0.47/16</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{sw}$</td>
<td>$R_s$</td>
<td>20 mF</td>
<td>15.4 mΩ</td>
<td>ALC70(1)202EL350</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_1$</td>
<td>$R_s$</td>
<td>10 mF</td>
<td>34 mΩ</td>
<td>ALC70103EH100</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{cr}$</td>
<td>$R_s$</td>
<td>0.22 mF</td>
<td>328 mΩ</td>
<td>ALC70221BD400</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Taking the values from the previous table, the transfer functions can be calculated, and the new poles and zeros of the system can be extracted in TABLE III. In order to further reduce the oscillations that might appear the introduction of an additional resistor is considered, so that $R_{cr} = 0.12\Omega$ (for Case B), and the new poles and zeros are presented in TABLE IV. The bode diagram of the two transfer functions, $H_1(s)$ and $H_2(s)$, for the two cases, are presented in Fig. 9 and Fig. 10 respectively. It can be observed from the new values of the poles that the converter will have smaller oscillations with an increased ESR, but this will also increase significantly the losses (approximately 1% more losses in the ESR of $C_{sw}$). Because of this the controller is designed with the capacitors from the case A, and a low-pass filter is used for the reference current ($f_r=100$ Hz), as implemented in [11]. The current through $L_1$ inductor is used for control, as it has higher current values and a higher dynamic.

The chosen current controller is a PI controller, and its transfer function is presented in (52). The frequency response of $C(s) H_1(s)$ from Fig. 11 shows good stability using this controller, obtaining a phase margin of 87.2 degrees.

$$C(s) = \frac{0.02754 \cdot (s + 4075)}{s} \quad (51)$$

TABLE III. SYSTEM WITH COMPONENTS A.

<table>
<thead>
<tr>
<th>Element</th>
<th>Pole and Zero values</th>
<th>Pole and Zero values for set A of capacitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>$H_1(s)$ Poles</td>
<td>-12872.11578, -2240.59207, -194.02532 ± 579.94806i, -622.67995</td>
<td></td>
</tr>
<tr>
<td>$H_1(s)$ Zeros</td>
<td>-12872.10936, -2272.72727, -163.15708 ± 608.53028i</td>
<td></td>
</tr>
<tr>
<td>$H_2(s)$ Poles</td>
<td>-12872.11578, -2240.59207, -829.11094, -390.80492 ± 457.04867i</td>
<td></td>
</tr>
<tr>
<td>$H_2(s)$ Zeros</td>
<td>-12876.64177, -2241.63320, -628.40118 ± 167.60799i</td>
<td></td>
</tr>
</tbody>
</table>

TABLE IV. SYSTEM WITH COMPONENTS B.

<table>
<thead>
<tr>
<th>Element</th>
<th>Pole and Zero values</th>
<th>Pole and Zero values for 1st set of capacitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>$H_1(s)$ Poles</td>
<td>-12871.97709, -2235.19829, -390.80492 ± 579.94806i, -622.67995</td>
<td></td>
</tr>
<tr>
<td>$H_1(s)$ Zeros</td>
<td>-12871.94915, -2272.72727, -378.86668 ± 504.53682i</td>
<td></td>
</tr>
<tr>
<td>$H_2(s)$ Poles</td>
<td>-12871.97709, -2235.19829, -829.11094, -390.80492 ± 457.04867i</td>
<td></td>
</tr>
<tr>
<td>$H_2(s)$ Zeros</td>
<td>-12876.64177, -2230.04382, -407.04398 ± 511.63483i</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 9. Bode diagram for the transfer functions of $H_1(s)$ for the two capacitor sets: A and B.

Fig. 10. Bode diagram for the transfer functions of $H_2(s)$ for the two capacitor sets: A and B.

Fig. 11. Frequency response of the converter with the designed controller $C(s) \cdot H_1(s)$ (PM = 87.2 deg, $f_r=11$ kHz).
V. SIMULATION RESULTS

The results, obtained from PSIM software simulations, show a good operation of the converter under various conditions.

For the first case, with the capacitors from A, the results are shown in Fig. 12 and Fig. 13. First, a current reference of ±50A is applied to test a large step variation. The $I_{L1}$ current has no overshoot and the $I_{L2}$ current has little oscillations.

Small oscillations are also present on the switched capacitors. On the second figure a ±10A reference is applied, and here it can be observed that the oscillations are largely reduced.

In the second case, with the additional ESR (B), the same conditions are tested. In Fig. 14 a reference of ±50A is applied, and here it can be observed that the overshoot in the $I_{L2}$ current is much lower, and the settling time for the oscillations is shorter. The same are correct for the ±10A reference. The reduced oscillations are also present in this case. Another important aspect to mention is the increased voltage ripple on the capacitors due to the increased ESR.

A close-up on the steady state waveforms is also shown in Fig. 16, and it shows a good correspondence with the expected results.

Fig. 12. Simulation results for $I_{L1}^* = \pm 50A$, $V_H=400V$, $V_C=100V$ for Case A capacitors.

Fig. 13. Simulation results for $I_{L1}^* = \pm 10A$, $V_H=400V$, $V_C=100V$ for Case A capacitors.

Fig. 14. Simulation results for $I_{L1}^* = \pm 50A$, $V_H=400V$, $V_C=100V$ for Case B capacitors.

Fig. 15. Simulation results for $I_{L1}^* = \pm 10A$, $V_H=400V$, $V_C=100V$ for Case B capacitors.
VI. CONCLUSIONS

This paper presented a new bidirectional DC-DC converter topology, which can achieve a high conversion ratio with the help of a switched capacitor cell. Apart from the increased conversion ratio, the benefits of this topology also include smaller passive components, lower stress on the active devices, lower ripple current at the inputs and a common ground between the two ports. The stability of the converter was analyzed with emphasis on the design of the passive components, in order to achieve a stable design prior to the actual construction of the converter. The simulation results confirm the performances and the stability of the proposed converter.

ACKNOWLEDGMENT

This work was supported by a grant of the Romanian Ministry of Research and Innovation, CCCDI – UEFISCDI, project number PN-III-P1-1.2-PCCDI-2017- 0391 / CIA_CLIM – “Smart buildings adaptable to the climate change effects”, within PNCDI III.

This work was also supported by a grant of the Romanian Ministry of Research and Innovation, project number 10PFE/16.10.2018, PERFORM-TECH-UP - The increasing of the institutional performance of the Polytechnic University of Timișoara by strengthening the research, development and technological transfer capacity in the field of "Energy, Environment and Climate Change", within Program I - Development of the national system of Research and Development, Subprogram 1.2 - Institutional Performance - Institutional Development Projects - Excellence Funding Projects in RDI, PNCDI III.

REFERENCES


